Practical device architectures are proposed here for the implementation of three-terminal heterojunction bipolar transistor solar cells (3T-HBTSCs). These photovoltaic devices, which have a potential efficiency similar to that of multijunction cells, exhibit reduced spectral sensitivity compared with monolithically and series-connected tandem solar cells. In addition, the simplified n-p-n (or p-np) structure does not require the use of tunnel junctions. In this framework, four architectures are proposed and discussed in this paper: 1) one in which the top cell is based on silicon and the bottom cell is based on a heterojunction between silicon and III-V nanomaterials; 2) one in which the top cell is made of amorphous silicon and the bottom cell is made of an amorphous silicon-silicon heterojunction; 3) one based on the use of III-V semiconductors aimed at space applications; and 4) one in which the top cell is based on a perovskite material and the bottom cell is made of a perovskitesilicon heterostructure.
Final paper accepted in Solar Energy Materials and Solar Cells, Volume 194, 1 June 2019 , Pages 54-61 . https://doi.org/10.1016 /j.solmat.2019 6 point, can easily remove the conventional MJSC from its current-matched regime, thus preventing photon recycling. Conversely, 3T-HBTSCs exploit this effect efficiently, since the extra photogenerated current added by the lower bandgap subcell can always be extracted through their independently connected terminals.
Among MJSCs, four-terminal (4T) cells have several similarities with our 3T-HBTSC: the two subcell photocurrents are also extracted independently and there is no need for a tunnel junction. However, the cell processing of the 4T is more complicated since: a) it demands two interdigitated metal grids instead of one in order to implement the fourth contact which, in addition, have to be perfectly aligned to prevent extra shadowing of the bottom junction and b) it requires a minimum of four semiconductor layers instead of three. On the other hand, both in the 3T as in the in the 4T approaches the current in the middle layers (the base in the case of the 3T) would have to be extracted laterally which represents, in this respect, a common design problem for both architectures. The simplified layer architecture of an example n-p-n Si/In(Ga)As NW 3T-HBTSC is shown in Fig. 3 (b) , where each color represents a different semiconductor material corresponding to the three junctions and the external contacts: orange for the Si base/substrate, red for the Si (rear) emitter, blue for the In(Ga)As NWs and yellow for each of the three corresponding metal contacts. As indicated in the figure, the rear n-In(Ga)As NW layer is interdigitated, i.e., it does not cover the entire back face of the structure, so that the intermediate p-type Si layer can be externally contacted. 
